Bandwidth Adaptive Write-update Optimizations for Chip Multiprocessors.

Abdullah Kayi Olivier Serres Tarek A. El-Ghazawi

Published in: ISPA (2012)

Keyphrases

high speed
high bandwidth
real time
neural network
multithreading
low cost
input output
computational power
single chip
bandwidth allocation