Login / Signup
Design of a High Performance 1 Kb SRAM Array Using Proposed Soft Error Hardened 12T SRAM Cell.
R. Manoj Kumar
P. V. Sridevi
Published in:
J. Circuits Syst. Comput. (2022)
Keyphrases
</>
power consumption
random access memory
knowledge base
data transmission
engineering design
design process
design principles
case study
design methodology
knowledge based systems
software architecture
evolutionary algorithm
error bounds
user interface
power reduction
data sets
embedded dram