Login / Signup

Synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters.

Francesco ContiAndrea MarongiuLuca Benini
Published in: CODES+ISSS (2013)
Keyphrases