The Fastest Multiplier on FPGAs with Redundant Binary Representation.

Takahiro Miomo Koichi Yasuoka Masanori Kanazawa

Published in: FPL (2000)

Keyphrases

binary representation
hardware implementation
crossover and mutation operators
non binary
field programmable gate array
times faster
hamming distance
floating point
data mining
evolutionary algorithm