Login / Signup
Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs.
S. Navid Shahrouzi
Darshika G. Perera
Published in:
SoCC (2018)
Keyphrases
</>
memory requirements
memory usage
memory space
genetic algorithm
information systems
parallel architectures
memory management
social networks
field programmable gate array
hardware software
memory hierarchy
digital signal processors