Login / Signup
Approximate Adder Tree Design with Sparsity-Aware Encoding and In-Memory Swapping for SRAM-based Digital Compute-In-Memory Macros.
Ming-Guang Lin
Jiing-Ping Wang
Cheng-Yang Chang
An-Yeu Andy Wu
Published in:
AICAS (2024)
Keyphrases
</>
memory requirements
memory management
analog to digital converter
power consumption
design process
random access memory
limited memory
multi dimensional
memory hierarchy
power dissipation
circuit design
computing power
memory usage
main memory
memory space
memory size
low memory
key features
neural network