Reconfigurable on-chip interconnection networks for high performance embedded SoC design.

Masoud Oveis Gharan Gul N. Khan

Published in: J. Syst. Archit. (2020)

Keyphrases

embedded systems
low cost
interconnection networks
high speed
parallel algorithm
fault tolerant
multistage
message passing
low power