Login / Signup
P4-DPLL: accelerating SAT solving using switching ASICs.
Jinghui Jiang
Zhenpei Huang
Qiao Xiang
Lu Tang
Jiwu Shu
Published in:
FFSPIN@SIGCOMM (2022)
Keyphrases
</>
sat solving
sat solvers
boolean satisfiability
clause learning
sat problem
boolean optimization
search tree
max sat
satisfiability problem
symmetry breaking
sat encodings
genetic algorithm
orders of magnitude
sat instances
propositional satisfiability