Login / Signup
Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level Parallel Flash Memory.
Se Jin Kwon
Hyung-Ju Cho
Tae-Sun Chung
Published in:
ACM Trans. Storage (2013)
Keyphrases
</>
flash memory
disk drives
solid state
buffer management
foreseeable future
high speed
garbage collection
embedded systems
random access
main memory
b tree
storage devices
level parallelism
hand held devices
parallel processing
database systems
real time