Sign in
Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis.
Liang Ma
Luciano Lavagno
Mihai Teodor Lazarescu
Arslan Arif
Published in:
IEEE Access (2017)
Keyphrases
</>
data structure
efficient implementation
information systems
image processing
image processing algorithms
case study
memory requirements
parallel hardware