Login / Signup
Memory bandwidth efficient hardware architecture for AVS encoder.
Dandan Ding
Shuo Yao
Lu Yu
Published in:
IEEE Trans. Consumer Electron. (2008)
Keyphrases
</>
hardware architecture
hardware implementation
power consumption
real time
data processing
rate distortion