Login / Signup
An architecture design of SAD based template matching for fast queue counter in FPGA.
Trio Adiono
Mahendra Drajat Adhinata
Novi Prihatiningrum
Ricky Disastra
Rachmad Vidya Wicaksana Putra
Amy Hamidah Salman
Published in:
ISPACS (2016)
Keyphrases
</>
template matching
matching algorithm
object recognition
deformable templates
hardware design
cross correlation
single chip