Login / Signup

Enhancing automatic generation of VHDL descriptions from UML/MARTE models.

Marcela LeiteCristiano D. VasconcellosMarco Aurélio Wehrmeister
Published in: INDIN (2014)
Keyphrases