Login / Signup

A 2.7-V CMOS dual-mode baseband filter for PDC and WCDMA.

Tuomas HollmanSaska LindforsMika LänsirinneJarkko JussilaKari A. I. Halonen
Published in: IEEE J. Solid State Circuits (2001)
Keyphrases
  • low cost
  • power consumption
  • fuzzy model
  • high speed
  • preprocessing step
  • filtering algorithm
  • circuit design
  • neural network
  • image enhancement
  • noise reduction
  • median filter
  • delay insensitive
  • analog vlsi