Input-Output Logic based Fault-Tolerant Design Technique for SRAM-based FPGAs.