Login / Signup
Application of a redefinable symbolic simulation technique in VLSI testability design rules checking.
Mokhtar Hirech
Olivier Florent
Alain Greiner
El Housseine Rejouan
Published in:
Annual Simulation Symposium (1994)
Keyphrases
</>
case study
design space exploration
platform independent
engineering design
molecular dynamics
classification rules
computer aided
rule sets
real time
simulation environment
rapid prototyping
single chip
design process
simulation software
building blocks
expert systems
chip design