CMOS implementation of a pulse-coupled neuron cell.

Bogdan M. Wilamowski Richard C. Jaeger Mary Lou Padgett Lawrence J. Myers

Published in: ICNN (1996)

Keyphrases

neural network
circuit design
learning algorithm
low cost
high speed
real time
power consumption
low power