Login / Signup
Influence of different layout styles on the performance of the calibration of an on-chip programmable voltage reference.
Dominik Gruber
Timm Ostermann
Published in:
ACM Great Lakes Symposium on VLSI (2012)
Keyphrases
</>
low cost
single chip
digital signal processors
signal processor
camera calibration
high speed
programmable logic
low power
power system
analog vlsi
computer vision
camera parameters
hand eye coordination
neural network
reference frame
vision system
signal processing
processor array
general purpose