A High Performance Sub-Pipelined Architecture for AES.

Hua Li Jianzhou Li

Published in: ICCD (2005)

Keyphrases

pipelined architecture
hardware implementation
cost effective
field programmable gate array
high reliability
probabilistic model
scientific computing
case study
pattern recognition
signal processing
fine grained
computing systems
distributed memory
cryptographic algorithms