Login / Signup
Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs.
Jens Trommer
Maik Simon
Stefan Slesazeck
Walter M. Weber
Thomas Mikolajick
Published in:
ESSDERC (2019)
Keyphrases
</>
multiple independent
low power
logic circuits
low cost
power consumption
multi class
high speed
space charge
data structure
multi dimensional
flip flops