Login / Signup
±0.5V ±1.5V VHF CMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme.
Simon C. Li
Jimmy C. Cha
Published in:
ISLPED (2002)
Keyphrases
</>
analog vlsi
circuit design
high speed
linear programming
power consumption
mixed signal
deformable models
linear program
vlsi circuits
real time
floating point
left ventricle
multi channel
low power
low cost
image processing
neural network