Sign in
Design of TETRA 2 turbo decoder with minimum memory hardware interleaver.
Ji-Hoon Kim
Published in:
ISCAS (2012)
Keyphrases
</>
computing power
turbo codes
hardware design
memory management
case study
hardware and software
design process
embedded systems
memory hierarchy
parallel hardware
low complexity
computational power
random access
hardware architecture
control unit