Login / Signup

A yield-driven regular layout synthesis.

Cristina MeinhardtRicardo Reis
Published in: ISVLSI (2013)
Keyphrases