Login / Signup
Ultra High-Performance ASIC Implementation of SM2 with SPA Resistance.
Dan Zhang
Guoqiang Bai
Published in:
ICICS (2015)
Keyphrases
</>
hardware implementation
high speed
hardware architecture
implementation details
circuit design
cost effective
design methodology
real time
integrated circuit
highly parallel
database
artificial intelligence
implementation issues
computation intensive
signal processor