Low-power enhanced system-on-chip design for sequential minimal optimisation learning core with tri-layer bus and butterfly-path accelerator.

Published in: IET Comput. Digit. Tech. (2015)

Keyphrases