Login / Signup
A Method to Reduce Power Dissipation during Test for Sequential Circuits.
Yoshinobu Higami
Shin-ya Kobayashi
Yuzo Takamatsu
Published in:
Asian Test Symposium (2002)
Keyphrases
</>
machine learning
real time
design methodology
logic circuits