Login / Signup
Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units.
Mimi Xie
Chen Pan
Jingtong Hu
Chengmo Yang
Yiran Chen
Published in:
ASP-DAC (2015)
Keyphrases
</>
functional units
neural network
search space
signal processing
processing elements
multithreading