Login / Signup

VeriGen: A Large Language Model for Verilog Code Generation.

Shailja ThakurBaleegh AhmadHammond PearceBenjamin TanBrendan Dolan-GavittRamesh KarriSiddharth Garg
Published in: ACM Trans. Design Autom. Electr. Syst. (2024)
Keyphrases