Login / Signup

Efficient identification of (critical) testable path delay faults using decision diagrams.

Saravanan PadmanabanSpyros Tragoudas
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2005)
Keyphrases
  • decision diagrams
  • computationally efficient
  • wavelet transform
  • multi valued