Login / Signup
Efficient Transistor-Level Symbolic Timing Simulation Using Cached Partial Circuit States.
Clayton B. McDonald
Hsinwei Chou
Vijay Durairaj
Pey-Chang Kent Lin
Published in:
ICCAD (2015)
Keyphrases
</>
high speed
cost effective
circuit design
high level
database
genetic algorithm
response time
computationally expensive
dynamic range