Login / Signup
A Current-Density Centric Logical Effort Delay and Power Model for High-Speed CML Gates.
Abhimanyu Kapoor
Yan Hu
Rizwan Bashirullah
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2013)
Keyphrases
</>
high speed
clustering algorithm
computational model
mathematical model
experimental data
conceptual model
network model
database
real time
information retrieval
objective function
prior knowledge
probabilistic model
statistical model
low power