Login / Signup

High throughput and area-efficient FPGA implementation of AES for high-traffic applications.

Karim ShahbaziSeok-Bum Ko
Published in: IET Comput. Digit. Tech. (2020)
Keyphrases