Login / Signup
FPGA synthesis for minimum area, delay and power.
Kuo-Rueih Ricky Pan
Massoud Pedram
Published in:
ED&TC (1996)
Keyphrases
</>
high speed
power consumption
field programmable gate array
low cost
hardware implementation
minimum cost
texture synthesis
program synthesis
power reduction
spanning tree
clock frequency
parallel hardware