Sign in

Logic soft errors in sub-65nm technologies design and CAD challenges.

Subhasish MitraTanay KarnikNorbert SeifertMing Zhang
Published in: DAC (2005)
Keyphrases