Login / Signup

Synthesis optimization by redesigning FPGA architecture for area-speed optimization.

R. UmaP. Dhavachelvan
Published in: CCSEIT (2012)
Keyphrases