Towards an Efficient Hardware Architecture for Odd-Even Based Merge Sorter.

Elsayed A. Elsayed Kenji Kise

Published in: MCSoC (2019)

Keyphrases

hardware architecture
hardware implementation
hardware architectures
signal processing
associative memory
field programmable gate array
processing elements
information systems
general purpose
block matching motion estimation