Login / Signup

Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration.

Reza MolaviHormoz DjahanshahiRod ZavariShahriar Mirabbasi
Published in: J. Electr. Comput. Eng. (2013)
Keyphrases
  • high speed
  • data integration
  • data mining
  • low cost
  • data fusion
  • power consumption
  • real time
  • data sets
  • databases
  • learning algorithm
  • artificial intelligence
  • case study
  • small size