Sign in

Coupled variable-input LCG and clock divider-based large period pseudo-random bit generator on FPGA.

Mangal Deep GuptaRajeev K. Chauhan
Published in: IET Comput. Digit. Tech. (2021)
Keyphrases