Login / Signup
REDEFIS: a system with a redefinable instruction set processor.
Victor M. Goulart Ferreira
Lovic Gauthier
Takayuki Kando
Takuma Matsuo
Toshihiko Hashinaga
Kazuaki J. Murakami
Published in:
SBCCI (2006)
Keyphrases
</>
instruction set
floating point
computer architecture
application specific
level parallelism
embedded systems
memory subsystem
ibm power processor
instruction set architecture
real time
databases
data processing
parallel processing
memory access