Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis.

R. Uma Jebashini Ponnian

Published in: ISED (2012)

Keyphrases

fir filters
programmable logic
vlsi implementation
hardware architecture
filter design
frequency response
systolic array
bit parallel
image processing
image segmentation
frequency domain
pattern matching