Login / Signup
Routing Techniques for Gate Array.
B. S. Ting
Bou Nin Tien
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1983)
Keyphrases
</>
gate array
low power
logic circuits
routing algorithm
routing protocol
ad hoc networks
routing problem
neural network
network topology
low cost
shortest path
network topologies
inter domain
path selection
data flow
qos routing