Login / Signup
An Efficient Multi-Core SIMD Implementation for H.264/AVC Encoder.
Massimo Bariani
Paolo Lambruschini
Marco Raggio
Published in:
VLSI Design (2012)
Keyphrases
</>
bit rate
rate distortion
rate control
low complexity
video codec
video coding
macroblock
parallel implementation
decoding process
video encoder
parallel algorithm
parallel processing
motion estimation
source coding
video transcoding
single instruction multiple data