Login / Signup
A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files.
Jongeun Lee
Aviral Shrivastava
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2010)
Keyphrases
</>
error reduction
classification error
early stage
classification accuracy
significant improvement
semi supervised
iterative learning
feature selection
class imbalance
data sets
training data
prior knowledge
small number
cross validation