Login / Signup
Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study.
Dhruva Ghai
Saraju P. Mohanty
Elias Kougianos
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2009)
Keyphrases
</>
case study
design process
circuit design
high speed
high level synthesis
design processes
user interface
practical guidelines
chip design
delay insensitive
cmos technology
low cost
design space
engineering design
vlsi circuits
design principles
development process