Which On-Chip Interconnection Network for 16-core MPSoCs?.

Published in: CISIS (2010)

Keyphrases

interconnection networks
parallel algorithm
fault tolerant
multistage
high speed
routing algorithm
low cost
data acquisition