Login / Signup
A CNFET full adder cell design for high-speed arithmetic units.
Mokhtar Mohammadi Ghanatghestani
Behnam Ghavami
Honeya Salehpour
Published in:
Turkish J. Electr. Eng. Comput. Sci. (2017)
Keyphrases
</>
design process
high speed
user interface
real time
neural network
control system
low power
artificial intelligence
website
decision trees
expert systems
frame rate
embedded systems
floating point