Login / Signup
An efficient hardware implementation of MQ decoder of the JPEG2000.
Layla Horrigue
Taoufik Saidani
Refka Ghodhbani
Julien Dubois
Johel Mitéran
Mohamed Atri
Published in:
Microprocess. Microsystems (2014)
Keyphrases
</>
hardware implementation
fpga implementation
efficient implementation
signal processing
field programmable gate array
dedicated hardware
software implementation
image processing algorithms
hardware design
hardware architecture
computer vision
multiresolution
decoding process
pipeline architecture