Login / Signup
FPGA Implementation of F2-Linear Pseudorandom Number Generators based on Zynq MPSoC: A Chaotic Iterations Post Processing Case Study.
Mohammed Bakiri
Jean-François Couchot
Christophe Guyeux
Published in:
SECRYPT (2016)
Keyphrases
</>
post processing
pseudorandom number
fpga implementation
case study
chaotic map
piecewise linear
preprocessing
hardware implementation
transfer function
image encryption
post processed
image processing algorithms
field programmable gate array
general purpose
computing systems
filtering method
s box
image processing