Login / Signup
An Implementation of a Grid Square Codes Generator on a RISC-V Processor.
Jubee Tada
Keiichi Sato
Published in:
CANDAR (Workshops) (2020)
Keyphrases
</>
instruction set
computation intensive
application specific
floating point
efficient implementation
computer architecture
hardware architecture
grid systems
database systems
high speed
parallel processing
grid computing
central processing unit
cell broadband engine architecture