Login / Signup
Trio: A Triple Class On-chip Network Design for Efficient Multicore Processors.
Thomas Canhao Xu
Ville Leppänen
Pasi Liljeberg
Juha Plosila
Hannu Tenhunen
Published in:
HPCC/CSS/ICESS (2015)
Keyphrases
</>
network design
low cost
communication networks
computing power
high speed
operating system
efficient implementation
network architecture